



**FIG. 1.**

An assigned Walsh code (12)

10010110011101001



**FIG. 2.**



**FIG. 3.**





FIG. 4.



**FIG. 5.**

○	○	○	○
0101	0100	0001	0000
○	○	○	○
0111	0110	0011	0010
○	○	○	○
1101	1100	1001	1000
○	○	○	○
1111	1110	1011	1010

16QAM with  
non-equal power  
division between  
bit pairs

**FIG. 6.**






FIG. 7.



**FIG. 8.**



**FIG. 9.**




FIG. 10.






FIG. 11.




**FIG. 12.**



**FIG. 13.**

Operational  
Parameter(s)



**FIG. 14.**





FIG. 15.



## FIG. 16.




FIG. 17.




FIG. 18.

1900

1930

1910

1930

1924

1920

Recovered  
Information

From  
Communications  
Medium

1932a  
1932b

1932a  
1932b

Derotation

Real Value  
Accumulator

Image Value  
Accumulator

1940

Variable  
Decoder

Soft  
Values

Channel  
Estimator and  
Rake  
Combiner

RAKE Processor


1950

Controller


Error  
Correction  
Code

Scrambling code & Walsh code

**FIG. 19.**



**FIG. 20.**



**FIG. 21.**